



<u>50</u>



High Level Block Diagram of Edge Based Receiver


FIG. 5

<u>51</u>



Edge Buffer Block Diagram

FIG. 6



Timing Diagrams for the Edge Pipelines

FIG. 7






FIG. 8



Synchronizer Timing Diagram

FIG. 9



Phase Picking Mechanism Block Diagram

FIG. 10





FIG. 11






FIG. 13




FIG. 14

Signals	A	A#	8	#	1	A# + B#	High Out
Actual Volt.	1.0V	0.5V	0.25V	-0.25V		0.25V	+
			-0.25V	0.25V		V37.0	•
			0.05V	-0.05V		0.45V	+
			-0.05V	0.05V		V35.0	•
			0\	Λ0	1	0.5V	tie
	0.5v	1.0v	0.25V	-0.25V		0.75V	+
			-0.25V	0.25V		1.25V	
			0.05V	-0.05V		0.95V	+
			-0.05V	0.05V	0.45V	1.05V	1
			00	Λ0	0.5V	1.0V	tie

FIG. 15




FIG. 16